MC100EL39: 5.0 V ECL ÷2, ÷4, ÷8 Clock Generation Chip
Description: The MC100EL39 is a low skew divide by 2/4, divide ...
The MC100EL39 is a low skew divide by 2/4, divide by 4/6 clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned.
The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differentia input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used, decouple VBB and VCC via a 0.01 F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBB should be left open.
The common enable (ENbar) is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state. This avoids any chance of generating a runt clock pulse on the internal clock when the device is enabled/disabled as can happen with an asynchronous control. An internal runt pulse could lead to losing synchronization between the internal divider stages. The internal enable flip-flop is clocked on the falling edge of the input clock, therefore, all associated specification limits are referenced to the negative edge of the clock input.
Upon startup, the internal flip-flops will attain a random state; therefore, for systems which utilize multiple EL39s, the master reset (MR) input
must be asserted to ensure synchronization. For systems which only use one EL39, the MR pin need not be exercised as the internal divider design ensures synchronization between the divide by 2/4 and the divide by 4/6 outputs of a single
50 ps Output-to-Output Skew
Master Reset for Synchronization
ESD Protection: > 2 KV HBM, > 100 V MM
The 100 Series Contains Temperature Compensation
PECL Mode Operating Range: VCC = 4.2 V to 5.7 V with VEE = 0 V
NECL Mode Operating Range: VCC = 0 V with VEE = -4.2 V to -5.7 V
Internal Input Pulldown Resistors on ENbar, MR, CLK(s), and DIVSEL(s)
Q Output will Default LOW with Inputs Open or at VEE
Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
Transistor Count = 419 devices
Pb-Free Packages are Available
Technical Documentation & Design Resources
Product Change Notification
Availability and Samples
Compliance: Pb-free Halide free
Description: 5.0 V ECL ÷2, ÷4, ÷8 Clock Generation Chip
Package Type: SOIC-20W
Package Case Outline: 751D-05
Container Type: REEL
Container Qty: 1000
VCC Typ (V):
fMax Typ (MHz):
tpd Typ (ns):
tR & tF Max (ps):