MC100EP451: 3.3 V / 5.0 V ECL 6-Bit Differential Register with Master Reset

Description: The MC10/100EP451 is a 6-bit fully differential re...
  • The MC10/100EP451 is a 6-bit fully differential register with common clock and single ended Master Reset (MR). It is ideal for very high frequency applications where a registered data path is necessary. All inputs have a 75k-ohm pulldown resistor internally. Differential inputs have an override clamp. Unused differential register inputs can be left open and will default LOW. When the differential inputs are forced to < VEE + 1.2 V, the clamp will override and force the output to a default state. When in the default state, and since the flip-flop is edge triggered, the output reaches a determined, but not predicted, valid state.

    The positive transition of CLK (pin 4) will latch the registers. Master Reset (MR) HIGH will asynchronously reset all registers forcing Q outputs to go LOW.

    The 100 Series contains temperature compensation.
  • Features
  • 450 ps Typical Propagation Delay
  • Maximum Frequency > 3.0 GHz Typical
  • Asynchronous Master Reset
  • 20 ps Skew Within Device, 35 ps Skew Device-To-Device
  • PECL Mode Operating Range: VCC = 3.0 V to 5.5 V with VEE = 0 V
  • NECL Mode Operating Range: VCC = 0 V with VEE = -3.0 V to -5.5 V
  • Open Input Default State
  • Safety Clamp on Inputs
  • Pb-Free Packages are Available
  • Applications
  • High Performance Logic for test systems
  • Technical Documentation & Design Resources
    Product Change Notification
    Availability and Samples
    MC100EP451FAG
  • Status: Active
  • Compliance: Pb-free Halide free 
  • Description: 3.3 V / 5.0 V ECL 6-Bit Differential Register with Master Reset
  • Package Type: LQFP-32
  • Package Case Outline: 
  • MSL: 2
  • Container Type: JTRAY
  • Container Qty: 250
  • Inventory

  • Market Leadtime (weeks):4 to 8
  • Arrow:0
  • Avnet:<1K
  • Digikey:<1K
  • Mouser:<100
  • PandS:<1K
  • MC100EP451FAR2G
  • Status: Active
  • Compliance: Pb-free Halide free 
  • Description: 3.3 V / 5.0 V ECL 6-Bit Differential Register with Master Reset
  • Package Type: LQFP-32
  • Package Case Outline: 
  • MSL: 2
  • Container Type: REEL
  • Container Qty: 2000
  • Inventory

  • Market Leadtime (weeks):4 to 8
  • Arrow:0
  • ON Semiconductor:2,000
  • MC100EP451MNG
  • Status: Active
  • Compliance: Pb-free Halide free 
  • Description: 3.3 V / 5.0 V ECL 6-Bit Differential Register with Master Reset
  • Package Type: QFN-32
  • Package Case Outline: 488AM
  • MSL: 1
  • Container Type: TUBE
  • Container Qty: 74
  • Inventory

  • Market Leadtime (weeks):2 to 4
  • Arrow:0
  • Avnet:<100
  • Digikey:<100
  • Mouser:<100
  • PandS:<100
  • MC100EP451MNR4G
  • Status: Active
  • Compliance: Pb-free Halide free 
  • Description: 3.3 V / 5.0 V ECL 6-Bit Differential Register with Master Reset
  • Package Type: QFN-32
  • Package Case Outline: 488AM
  • MSL: 1
  • Container Type: REEL
  • Container Qty: 1000
  • Packages
    Specifications
  • Type: Register 
  • Bits:
  • Input Level: CML  ECL 
  • Output Level: ECL 
  • VCC Typ (V): 3.3 
  • tJitter Typ (ps): 0.2 
  • tpd Typ (ns): 0.45 
  • tsu Min (ns): 0.08 
  • th Min (ns): 0.08 
  • trec Typ (ns): 0.15 
  • tR & tF Max (ps): 250 
  • fToggle Typ (MHz): 3000 
  • Package Type: LQFP-32  QFN-32 
  • ON Semiconductor Full Web Site