MC100EP51: ECL D Flip-Flop with Reset and Differential Clock

Description: The MC10/100EP51 is a differential clock D flip-fl...
  • The MC10/100EP51 is a differential clock D flip-flop with reset. The device is functionally equivalent to the EL51 and LVEL51 devices.

    The reset input is an asynchronous, level triggered signal. Data enters the master portion of the flip-flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock. The differential clock inputs of the EP51 allow the device to be used as a negative edge triggered flip-flop.

    The differential input employs clamp circuitry to maintain stability under open input conditions. When left open, the CLK input will be pulled down to VEE and the CLKbar input will be biased at VCC / 2.
  • Features
  • 350ps Typical Propagation Delay
  • Maximum Frequency > 3 Ghz Typical
  • PECL Mode Operating Range: VCC = 3.0 V to 5.5 V with VEE = 0 V
  • NECL Mode Operating Range: VCC = 0 V with VEE = -3.0 V to -5.5 V
  • Open Input Default State
  • Safety Clamp on Inputs
  • Pb-Free Packages are Available
  • Applications
  • ATE
  • Technical Documentation & Design Resources
    Product Change Notification
    Availability and Samples
    MC100EP51DG
  • Status: Active
  • Compliance: Pb-free Halide free 
  • Description: ECL D Flip-Flop with Reset and Differential Clock
  • Package Type: SOIC-8
  • Package Case Outline: 751-07
  • MSL: 1
  • Container Type: TUBE
  • Container Qty: 98
  • Inventory

  • Market Leadtime (weeks):2 to 4
  • Arrow:0
  • Avnet:<100
  • Digikey:<1K
  • FutureElectronics:<1K
  • Mouser:<1K
  • ON Semiconductor:11,172
  • MC100EP51DR2G
  • Status: Active
  • Compliance: Pb-free Halide free 
  • Description: ECL D Flip-Flop with Reset and Differential Clock
  • Package Type: SOIC-8
  • Package Case Outline: 751-07
  • MSL: 1
  • Container Type: REEL
  • Container Qty: 2500
  • MC100EP51DTG
  • Status: Active
  • Compliance: Pb-free Halide free 
  • Description: ECL D Flip-Flop with Reset and Differential Clock
  • Package Type: TSSOP-8
  • Package Case Outline: 948R-02
  • MSL: 3
  • Container Type: TUBE
  • Container Qty: 100
  • Inventory

  • Market Leadtime (weeks):2 to 4
  • Arrow:0
  • Digikey:>1K
  • Mouser:<1K
  • ON Semiconductor:2,400
  • PandS:<100
  • MC100EP51DTR2G
  • Status: Active
  • Compliance: Pb-free Halide free 
  • Description: ECL D Flip-Flop with Reset and Differential Clock
  • Package Type: TSSOP-8
  • Package Case Outline: 948R-02
  • MSL: 3
  • Container Type: REEL
  • Container Qty: 2500
  • MC100EP51MNR4G
  • Status: Active
  • Compliance: Pb-free Halide free 
  • Description: ECL D Flip-Flop with Reset and Differential Clock
  • Package Type: DFN-8
  • Package Case Outline: 506AA
  • MSL: 1
  • Container Type: REEL
  • Container Qty: 1000
  • Inventory

  • Market Leadtime (weeks):2 to 4
  • Arrow:0
  • Avnet:>1K
  • ON Semiconductor:13,000
  • PandS:<1K
  • Packages
    Specifications
  • Type: D-Type 
  • Bits:
  • Input Level: CML  ECL 
  • Output Level: ECL 
  • VCC Typ (V): 3.3 
  • tJitter Typ (ps): 0.2 
  • tpd Typ (ns): 0.32 
  • tsu Min (ns): 0.1 
  • th Min (ns): 0.1 
  • trec Typ (ns): 0.15 
  • tR & tF Max (ps): 170 
  • fToggle Typ (MHz): 3000 
  • Package Type: SOIC-8  TSSOP-8  DFN-8 
  • ON Semiconductor Full Web Site