MC100LVE310: Clock / Data Fanout Buffer, 2:8 Differential, ECL, 3.3 V

Description: The MC100LVE310 is a low voltage, low skew 2:8 dif...
  • The MC100LVE310 is a low voltage, low skew 2:8 differential ECL fanout buffer designed with clock distribution in mind. The device features fully differential clock paths to minimize both device and system skew. The LVE310 offers two selectable clock inputs to allow for redundant or test clocks to be incorporated into the system clock trees.

    To ensure that the tight skew specification is met it is necessary that both sides of the differential output are terminated into 50, even if only one side is being used. In most applications all eight differential pairs will be used and therefore terminated. In the case where fewer than eight pairs are used it is necessary to terminate at least the output pairs adjacent to the output pair being used in order to maintain minimum skew. Failure to follow this guideline will result in small degradations of propagation delay (on the order of 10-20 ps) of the outputs being used, while not catastrophic to most designs this will result in an increase in skew. Note that the package corners isolate outputs from one another such that the guideline expressed above holds only for outputs on the same side of the package.

    The MC100LVE310, as with most ECL devices, can be operated from a positive VCC supply in LVPECL mode. This allows the LVE310 to be used for high performance clock distribution in +3.3 V systems. Designers can take advantage of the LVE310's performance to distribute low skew clocks across the backplane or the board. In a PECL environment series or Thevenin line terminations are typically used as they require no additional power supplies, if parallel termination is desired a terminating voltage of VCC-2.0 V will need to be provided. For more information on using PECL, designers should refer to Application Note AN1406/D.

    The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connecte
  • Features
  • 200ps Part-to-Part Skew
  • 50ps Output-to-Output Skew
  • The 100 Series Contains Temperature Compensation
  • ESD Protection: >2 KV HBM, >200 V MM
  • PECL Mode Operating Range: VCC = 3.0 V to 3.8 V with VEE = 0 V
  • NECL Mode Operating Range: VCC = 0 V with VEE = -3.0 V to -3.8 V
  • Internal Input Pulldown Resistors
  • Q Output will Default LOW with All Inputs Open or at VEE
  • Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
  • Moisture Sensitivity Level 1
    For Additional Information, see Application Note AND8003/D
  • Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
  • Transistor Count = 212 devices
  • Pb-Free Packages are Available
  • Technical Documentation & Design Resources
    Product Change Notification
    Availability and Samples
    MC100LVE310FNG
  • Status: Lifetime
  • Compliance: Pb-free Halide free 
  • Description: Clock / Data Fanout Buffer, 2:8 Differential, ECL, 3.3 V
  • Package Type: PLCC-28
  • Package Case Outline: 776-02
  • MSL: 3
  • Container Type: TUBE
  • Container Qty: 37
  • Inventory

  • Market Leadtime (weeks):Contact Factory
  • Arrow:0
  • Mouser:<100
  • MC100LVE310FNR2G
  • Status: Active
  • Compliance: Pb-free Halide free 
  • Description: Clock / Data Fanout Buffer, 2:8 Differential, ECL, 3.3 V
  • Package Type: PLCC-28
  • Package Case Outline: 776-02
  • MSL: 3
  • Container Type: REEL
  • Container Qty: 500
  • Inventory

  • Market Leadtime (weeks):13 to 16
  • Arrow:0
  • PandS:<1K
  • Packages
    Specifications
  • Type: Buffer 
  • Channels:
  • Input / Output Ratio: 2:1:8 
  • Input Level: ECL 
  • Output Level: ECL 
  • VCC Typ (V): 3.3 
  • tJitterRMS Typ (ps): 1.5 
  • tskew(o-o) Max (ps): 75 
  • tpd Typ (ns): 0.65 
  • tR & tF Max (ps): 600 
  • fmaxClock Typ (MHz): 1000 
  • fmaxData Typ (Mbps):  
  • Package Type: PLCC-28 
  • ON Semiconductor Full Web Site