MC10E195: 5.0 V ECL Programmable Delay Chip

Description: The MC10E/100E195 is a programmable delay chip (PD...
  • The MC10E/100E195 is a programmable delay chip (PDC) designed primarily for clock de-skewing and timing adjustment. It provides variable delay of a differential ECL input transition.

    The delay section consists of a chain of gates organized as shown in the logic symbol. The first two delay elements feature gates that have been modified to have delays 1.25 and 1.5 times the basic gate delay of approximately 80 ps. These two elements provide the E195 with a digitally-selectable resolution of approximately 20 ps. The required device delay is selected by the seven address inputs D[0:6], which are latched on chip by a high signal on the latch enable (LEN) control.

    Because the delay programmability of the E195 is achieved by purely differential ECL gate delays the device will operate at frequencies of >1.0 GHz while maintaining over 600 mV of output swing.

    The E195 thus offers very fine resolution, at very high frequencies, that is selectable entirely from a digital input allowing for very accurate system clock timing.

    An eighth latched input, D7, is provided for cascading multiple PDC?s for increased programmable range. The cascade logic allows full control of multiple PDC?s, at the expense of only a single added line to the data bus for each additional PDC, without the need for any external gating.

    The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used, decouple VBB and VCC via a 0.015F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBB should be left open.

    The 100 Series contains temperature compensation.
  • Features
  • 2.0ns Worst Case Delay Range
  • 20ps/Delay Step Resolution
  • >1.0GHz Bandwidth
  • On Chip Cascade Circuitry
  • PECL Mode Operating Range: VCC = 4.2 V to 5.7 V with VEE = 0 V
  • NECL Mode Operating Range: VCC = 0 V with VEE = -4.2 V to -5.7 V
  • Internal Input Pulldown Resistors
  • ESD Protection: > 2 kV HBM, > 200 V MM
  • Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
  • Moisture Sensitivity Level 1
    For Additional Information, see Application Note AND8003/D
  • Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
  • Transistor Count = 368 devices
  • Pb-Free Packages are Available
  • Technical Documentation & Design Resources
    Product Change Notification
    Availability and Samples
    MC10E195FNR2G
  • Status: Active
  • Compliance: Pb-free Halide free 
  • Description: 5.0 V ECL Programmable Delay Chip
  • Package Type: PLCC-28
  • Package Case Outline: 776-02
  • MSL: 3
  • Container Type: REEL
  • Container Qty: 500
  • Packages
    Specifications
  • Input Level: ECL 
  • Output Level: ECL 
  • VCC Typ (V): 3.3 
  • fMax Typ (MHz): 1000 
  • td(prog) Min (ns):
  • td(prog) Max (ns): 2.58 
  • td(step) Typ (ps): 17.5 
  • tJitter Typ (ps):
  • tR & tF Max (ps): 650  325 
  • Package Type: PLCC-28 
  • ON Semiconductor Full Web Site