MC10EL34: 5.0 V ECL ÷·2, ÷·4, ÷·8 Clock Generation Chip
Description: The MC10/100EL34 is a low skew divide by 2, divide...
The MC10/100EL34 is a low skew divide by 2, divide by 4, divide by 8 clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The device can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal. In addition, by using the VBB output, a sinusoidal source can be AC coupled into the device (see Interfacing section of the ECLinPS Data Book DL140/D). If a single-ended input is to be used, the VBB output should be connected to the CLK input and bypassed to ground via a 0.01 F capacitor. The VBB output is designed to act as the switching reference for the input of the EL34 under single-ended input conditions, as a result, this pin can only source/sink up to 0.5mA of current.
The common enable (EN) is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state. This avoids any chance of generating a runt clock pulse on the internal clock when the device is enabled/disabled as can happen with an asynchronous control. An internal runt pulse could lead to losing synchronization between the internal divider stages. The internal enable flip-flop is clocked on the falling edge of the input clock, therefore, all associated specification limits are referenced to the negative edge of the clock input.
Upon startup, the internal flip-flops will attain a random state; the master reset (MR) input allows for the synchronization of the internal dividers, as well as multiple EL34s in a system.
The 100 Series contains temperature compensation.
50ps Output-to-Output Skew
Master Reset for Synchronization
PECL Mode Operating Range: VCC = 4.2 V to 5.7 V with VEE = 0 V
NECL Mode Operating Range: VCC = 0 V with VEE = -4.2 V to -5.7 V
Internal Input Pulldown Resistors on CLK(s), ENbar, and MR
Pb-Free Packages are Available
Technical Documentation & Design Resources
Product Change Notification
Availability and Samples
Compliance: Pb-free Halide free
Description: 5.0 V ECL ÷·2, ÷·4, ÷·8 Clock Generation Chip
Package Type: SOIC-16
Package Case Outline: 751B-05
Container Type: TUBE
Container Qty: 48
Market Leadtime (weeks):2 to 4
VCC Typ (V):
fMax Typ (MHz):
tpd Typ (ns):
tR & tF Max (ps):