MC10EP31: 3.3 V / 5.0 V ECL D Flip-Flop with Set and Reset

Description: The MC10/100EP31 is a D flip-flop with set and res...
  • The MC10/100EP31 is a D flip-flop with set and reset. The device is pin and functionally equivalent to the EL31 and LVEL31 devices. With AC performance much faster than the EL31 and LVEL31 devices, the EP31 is ideal for applications requiring the fastest AC performance available. Both set and reset inputs are asynchronous, level triggered signals. Data enters the master portion of the flip-flop when CLK is low and is transferred to the slave, and thus the outputs, upon a positive transition of the CLK.

    The 100 Series contains temperature compensation.
  • Features
  • 340ps Typical Propagation Delay
  • Maximum Frequency > 3 GHz Typical
  • PECL Mode Operating Range: VCC= 3.0 V to 5.5 V
    with VEE= 0 V
  • NECL Mode Operating Range: VCC= 0 V
    with VEE= –3.0 V to –5.5 V
  • Open Input Default State
  • Q Output will default LOW with inputs open or at VEE
  • Pb-Free Packages are Available
  • Applications
  • Clock Distribution
  • Technical Documentation & Design Resources
    Product Change Notification
    Availability and Samples
    MC10EP31DG
  • Status: Active
  • Compliance: Pb-free Halide free 
  • Description: 3.3 V / 5.0 V ECL D Flip-Flop with Set and Reset
  • Package Type: SOIC-8
  • Package Case Outline: 751-07
  • MSL: 1
  • Container Type: TUBE
  • Container Qty: 98
  • Inventory

  • Market Leadtime (weeks):2 to 4
  • Arrow:0
  • Digikey:<1K
  • FutureElectronics:<100
  • Mouser:<100
  • ON Semiconductor:15,092
  • PandS:<100
  • Packages
    Specifications
  • Type: D-Type 
  • Bits:
  • Input Level: ECL  CML 
  • Output Level: ECL 
  • VCC Typ (V): 3.3 
  • tJitter Typ (ps): 0.2 
  • tpd Typ (ns): 0.34 
  • tsu Min (ns): 0.1 
  • th Min (ns): 0.15 
  • trec Typ (ns): 0.225 
  • tR & tF Max (ps): 180 
  • fToggle Typ (MHz): 3000 
  • Package Type: SOIC-8 
  • ON Semiconductor Full Web Site