Boost Converter Stage in APM16 Series for Multiphase and Semi-Bridgeless PFC

FAM65CR51DZ1, FAM65CR51DZ2

Features

- Integrated SIP or DIP Boost Converter Stage Power Module for On-board Charger (OBC) in EV or PHEV
- 5 kV/1 sec Electrically Isolated Substrate for Easy Assembly
- Creepage and Clearance per IEC60664-1, IEC 60950-1
- Compact Design for Low Total Module Resistance
- Module Serialization for Full Traceability
- Lead Free, RoHS and UL94V-0 Compliant
- Automotive Qualified per AEC Q101 and AQG324 Guidelines

Applications

• PFC Stage of an On-board Charger in PHEV or EV


Benefits

- Enable Design of Small, Efficient and Reliable System for Reduced Vehicle Fuel Consumption and CO₂ Emission
- Simplified Assembly, Optimized Layout, High Level of Integration, and Improved Thermal Performance




ON Semiconductor®

www.onsemi.com




APMCD-A16 12 LEAD CASE MODGG



APMCD-B16 12 LEAD CASE MODGK

MARKING DIAGRAM



- Y
- w = Work Week
- NNN = Serial Number

ORDERING INFORMATION

See detailed ordering, marking and shipping information on page 2 of this data sheet.

ORDERING INFORMATION

Part Number	Package	Lead Forming	DBC Material	Pb–Free and RoHS Compliant	Operating Temperature (T _A)	Packing Method
FAM65CR51DZ1	APM16-CDA	Y-Shape	Al ₂ O ₃	Yes	–40°C ~ 125°C	Tube
FAM65CR51DZ2	APM16-CDB	L-Shape	Al ₂ O ₃	Yes	$-40^{\circ}C \sim 125^{\circ}C$	Tube

Pin Configuration and Description






Table 1. PIN DESCRIPTION

Pin Number	Pin Name	Pin Description	
1, 2	AC1	Phase 1 Leg of the PFC Bridge	
3	NC	Not Connected	
4	NC	Not Connected	
5, 6	B+	Positive Battery Terminal	
7, 8	Q1 Source	Source Terminal of Q1	
9	Q1 Gate	Gate Terminal of Q1	
10	Q2 Gate	Gate Terminal of Q2	
11, 12	Q2 Source	Source Terminal of Q2	
13	NC	Not Connected	
14	NC	Not Connected	
15, 16	AC2	Phase 2 Leg of the PFC Bridge	

INTERNAL EQUIVALENT CIRCUIT




Figure 2. Internal Block Diagram

Table 2. ABSOLUTE MAXIMUM RATINGS OF MOSFET ((T)	= 25°C,	Unless	Otherwise	Specified)
---	-----	---------	--------	-----------	------------

Symbol	Parameter	Мах	Unit
V _{DS} (Q1~Q2)	Drain-to-Source Voltage	650	V
V _{GS} (Q1~Q2)	Gate-to-Source Voltage	±20	V
I _D (Q1~Q2)	Drain Current Continuous (T_C = 25°C, V_{GS} = 10 V) (Note 1)	33	А
	Drain Current Continuous (T_C = 100°C, V_{GS} = 10 V) (Note 1)	23	А
E _{AS} (Q1~Q2)	Single Pulse Avalanche Energy (Note 2)	623	mJ
PD	Power Dissipation (Note 1)	160	W
TJ	Maximum Junction Temperature	–55 to +150	°C
T _C	Maximum Case Temperature	-40 to +125	°C
T _{STG}	Storage Temperature	-40 to +125	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Maximum continuous current and power, without switching losses, to reach T_J = 150°C respectively at T_C = 25°C and T_C = 100°C; defined by design based on MOSFET $R_{DS(ON)}$ and $R_{\theta JC}$ and not subject to production test 2. Starting T_J = 25°C, I_{AS} = 6.5 A, R_G = 25 Ω

DBC Substrate

0.63 mm Al₂O₃ alumina with 0.3 mm copper on both sides. DBC substrate is NOT nickel plated.

Lead Frame

OFC copper alloy, 0.50 mm thick. Plated with 8 um to 25.4 um thick Matte Tin

Flammability Information

All materials present in the power module meet UL flammability rating class 94V-0.

Compliance to RoHS Directives

The power module is 100% lead free and RoHS compliant 2000/53/C directive.

Solder

Solder used is a lead free SnAgCu alloy.

Solder presents high risk to melt at temperature beyond 210°C. Base of the leads, at the interface with the package body, should not be exposed to more than 200°C during mounting on the PCB or during welding to prevent the re-melting of the solder joints.

Table 3. ELECTRICAL SPECIFICATIONS OF MOSFET (T_J = 25°C, Unless Otherwise Specified)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
BV _{DSS}	Drain-to-Source Breakdown Voltage	I _D = 1 mA, V _{GS} = 0 V	650	-	-	V
V _{GS(th)}	Gate-to-Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 3.3 \text{ mA}$	3.0	-	5.0	V
R _{DS(ON)} Q1	Q1 Low Side MOSFET	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 20 \text{ A}$	-	44	51	mΩ
R _{DS(ON)} Q2	Q2 Low Side MOSFET		-	44	51	mΩ
R _{DS(ON)} Q1	Q1 Low Side MOSFET	V_{GS} = 10 V, I _D = 20 A, T _J = 125°C (Note 3)	-	79	-	mΩ
R _{DS(ON)} Q2	Q2 Low Side MOSFET		-	79	-	mΩ
9fs	Forward Transconductance	V _{DS} = 20 V, I _D = 20 A (Note 3)	-	30	-	S
I _{GSS}	Gate-to-Source Leakage Current	V_{GS} = ±20 V, V_{DS} = 0 V	-100	-	+100	nA
I _{DSS}	Drain-to-Source Leakage Current	$V_{DS} = 650 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	10	μA
DYNAMIC CHA	ARACTERISTICS (Note 3)					
Ciss	Input Capacitance	V _{DS} = 400 V	-	4864	-	pF
C _{oss}	Output Capacitance	V _{GS} = 0 V f = 1 MHz	-	109	-	pF
C _{rss}	Reverse Transfer Capacitance		-	16	-	pF
C _{oss(eff)}	Effective Output Capacitance	V _{DS} = 0 to 520 V V _{GS} = 0 V	-	652	-	pF
Rg	Gate Resistance	f = 1 MHz	-	2	-	Ω
Q _{g(tot)}	Total Gate Charge	V _{DS} = 380 V	-	123	-	nC
Q _{gs}	Gate-to-Source Gate Charge	I _D = 20 A V _{GS} = 0 to 10 V	-	37.5	-	nC
Q _{gd}	Gate-to-Drain "Miller" Charge	VGS = 010 10 V	_	49	-	nC
SWITCHING C	HARACTERISTICS (Note 3)					
t _{on}	Turn-on Time	V _{DS} = 400 V	-	87	_	ns
t _{d(on)}	Turn-on Delay Time	I _D = 20 A V _{GS} = 10 V	-	47	-	ns
t _r	Turn-on Rise Time	$V_{GS} = 10 V$ $R_G = 4.7 Ohm$	-	43	-	ns
t _{off}	Turn–off Time	-	-	148	_	ns
t _{d(off)}	Turn-off Delay Time		-	118	-	ns
t _f	Turn-off Fall Time		-	29	-	ns
BODY DIODE	CHARACTERISTICS	· · · · · ·		-	-	-
V _{SD}	Source-to-Drain Diode Voltage	I _{SD} = 20 A, V _{GS} = 0 V	_	0.95	_	V

V _{SD}	Source-to-Drain Diode Voltage	I_{SD} = 20 A, V_{GS} = 0 V	-	0.95	-	V
T _{rr}	Reverse Recovery Time	$V_{DS} = 520 \text{ V}, I_D = 20 \text{ A},$	-	133	-	ns
Q _{rr}	Reverse Recovery Charge	d _I /d _t = 100 A/µs (Note 3)	-	669	-	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 3. Defined by design, not subject to production test

Symbol	Parameter	Rating	Unit
V _{RRM}	Peak Repetitive Reverse Voltage (Note 4)	600	V
V _{RWM}	Working Peak Reverse Voltage (Note 4)	600	V
V _R	DC Blocking Voltage	600	V
I _{F(AV)}	Average Rectified Forward Current $T_C = 25^{\circ}C$	15	А
I _{FSM}	Non-Repetitive Peak Surge Current (Half Wave 1 Phase 60 Hz)	45	А
TJ	Maximum Junction Temperature	–55 to +175	°C
T _C	Maximum Case Temperature	-40 to +125	°C
T _{STG}	Storage Temperature	-40 to +125	°C
E _{AVL}	Avalanche Energy (2.85 A, 1 mH)	4	mJ

Table 4. ABSOLUTE MAXIMUM RATINGS OF THE BOOST DIODE (T_J = 25°C, Unless Otherwise Specified)

4. V_{RRM} and I_{F(AV)} value referenced to TO220-2L Auto Qualified Package Device ISL9R1560P_F085

Table 5. ELECTRICAL SPECIFICATIONS OF THE BOOST DIODE (T_J = 25°C, Unless Otherwise Specified)

Symbol	Parameter	Test Cond	Test Conditions		Тур	Max	Unit
I _R	Instantaneous Reverse Current	V _R = 600 V	$T_{C} = 25^{\circ}C$	-	-	100	μA
			T _C = 125°C	-	-	1	mA
V _{FM}	Instantaneous Forward Voltage (Note 5)	I _F =15 A	$T_{C} = 25^{\circ}C$	-	1.65	2.2	V
			T _C = 125°C	-	1.24	1.7	V
t _{rr}	Reverse Recovery Time	I _F = 15 A	$T_{C} = 25^{\circ}C$	-	29	-	ns
t _a	Time to reach peak reverse current	d _{IF} /dt = 200 A/μs V _B =390 V	$T_{C} = 25^{\circ}C$	-	16	-	ns
t _b	Time from peak $I_{\rm RRM}$ to projected zero crossing of $I_{\rm RRM}$ based on a straight line from peak $I_{\rm RRM}$ through 25% of $I_{\rm RRM}$	(Note 3)	T _C = 25°C	-	13	-	n
Q _{rr}	Reverse Recovered Charge		$T_{\rm C} = 25^{\circ}{\rm C}$	-	43	-	nC

5. Test pulse width = 300 μ s, Duty Cycle = 2%

Table 6. THERMAL RESISTANCE

	Parameters		Тур	Max	Unit
$R_{\theta JC}$ (per MOSFET chip)	Q1,Q2 Thermal Resistance Junction-to-Case (Note 6)	-	0.66	0.92	°C/W
$R_{\theta JS}$ (per MOSFET chip)	Q1,Q2 Thermal Resistance Junction-to-Sink (Note 7)	-	1.20	-	°C/W
$R_{\theta JC}$ (per DIODE chip)	D1,D2 Thermal Resistance Junction-to-Case (Note 6)	-	1.98	2.72	°C/W
$R_{\theta JS}$ (per DIODE chip)	D1,D2 Thermal Resistance Junction-to-Sink (Note 7)	-	2.97	-	°C/W

 Test method compliant with MIL STD 883–1012.1, from case temperature under the chip to case temperature measured below the package at the chip center, Cosmetic oxidation and discoloration on the DBC surface allowed

7. Defined by thermal simulation assuming the module is mounted on a 5 mm Al-360 die casting material with 30 um of 1.8 W/mK thermal interface material

Table 7. ISOLATION (Isolation resistance at tested voltage between the base plate and to control pins or power terminals.)

Test	Test Conditions	Isolation Resistance	Unit
Leakage @ Isolation Voltage (Hi-Pot)	V _{AC} = 5 kV, 60 Hz	100M <	Ω

PARAMETER DEFINITIONS

Reference to Table 3: Parameter of MOSFET Electrical Specifications

BV _{DSS}	Q1, Q2 MOSFET Drain-to-Source Breakdown Voltage The maximum drain-to-source voltage the MOSFET can endure without the avalanche breakdown of the body- drain P-N junction in off state. The measurement conditions are to be found in Table 3. The typ. Temperature behavior is described in Figure 14
V _{GS(th)}	Q1, Q2 MOSFET Gate to Source Threshold Voltage The gate-to-source voltage measurement is triggered by a threshold ID current given in conditions at Table 4. The typ. Temperature behavior can be found in Figure 11
R _{DS(ON)}	Q1, Q2 MOSFET On Resistance RDS(on) is the total resistance between the source and the drain during the on state. The measurement conditions are to be found in Table 3. The typ behavior can be found in Figure 12 and Figure 13 as well as Figure 18
9fs	Q1, Q2 MOSFET Forward Transconductance Transconductance is the gain in the MOSFET, expressed in the Equation below. It describes the change in drain current by the change in the gate–source bias voltage: $g_{fs} = [\Delta I_{DS} / \Delta V_{GS}]_{VDS}$
I _{GSS}	Q1, Q2 MOSFET Gate-to-Source Leakage Current The current flowing from Gate to Source at the maximum allowed VGS The measurement conditions are described in the Table 3.
I _{DSS}	Q1, Q2 MOSFET Drain-to-Source Leakage Current Drain – Source current is measured in off state while providing the maximum allowed drain-to-source voltage and the gate is shorted to the source. IDSS has a positive temperature coefficient.




Figure 3. Timing Measurement Variable Definition

Table 8. PARAMETER OF SWITCHING CHARACTERISTICS

Turn–On Delay (t _{d(on)})	This is the time needed to charge the input capacitance, Ciss, before the load current ID starts flowing. The measurement conditions are described in the Table 3. For signal definition please check Figure 3 above.
Rise Time (t _r)	The rise time is the time to discharge output capacitance, Coss. After that time the MOSFET conducts the given load current ID. The measurement conditions are described in the Table 3. For signal definition please check Figure 3 above.
Turn–On Time (t _{on})	Is the sum of turn-on-delay and rise time
Turn-Off Delay (t _{d(off)})	td(off) is the time to discharge Ciss after the MOSFET is turned off. During this time the load current ID is still flowing The measurement conditions are described in the Table 3. For signal definition please check Figure 3 above.
Fall Time (t _f)	The fall time, tf, is the time to charge the output capacitance, Coss. During this time the load current drops down and the voltage VDS rises accordingly. The measurement conditions are described in the Table 3. For signal definition please check Figure 3 above.
Turn–Off Time (t _{off})	Is the sum of turn-off-delay and fall time





Figure 4. Dynamic Parameters of Silicon Diode (not in scale)

Reference to Table 5: Parameter of Diode Electrical Specifications

Instantaneous Reverse Current (I _R)	Current flowing in reverse after the reverse recovery time t _{rr} I _R is shown in Figure 4 above The behaviour over voltage can be seen in Figure 23.
Instantaneous Forward Voltage V _{FM}	Voltage drop over the diode in a dynamic condition given in Note 5. The voltage is measured after the given test pulse width. To avoid self heating effects a small duty cycle is used The behaviour over voltage can be seen in Figure 22.
Reverse Recovery Time t _{rr}	During this transition time,from conduction to blocking, the current is flowing in reverse direction and diode generates switching losses. The time is characterized on the scope by using the ta and tb approximation method ta + tb = trr parameter result in Table 3 The parameter is dependent on temperature and initial dl/dt Figure 25 shows the dependency on dl/dt
Time to reach peak reverse current t _a	ta is the transition time from the moment the current starts to flow in reverse direction until the diode voltage drops (also the reverse current peak)
Time from peak IRRM to zero crossing $t_{\rm b}$	tb is defined by using a linear approximation from the peak IRM to a projected zero crossing of IR by crossing IR at 25% of IRRM
Reverse Recovered Charge Q _{rr}	The reverse recovery charge is defined as $Q_{rr} = \int trr I_r(t) dt$ This parameter is highly depend on temperature and dl/dt See Figure 27.


TYPICAL CHARACTERISTICS – MOSFETs




200 2.5 I_D = 20 A $I_{D} = 20 \text{ A}$ R_{DS(ON)}, NORMALIZED DRAIN-TO-SOURCE ON-RESISTANCE R_{DS(ON)}, ON-RESISTANCE (mΩ) V_{GS} = 10 V 2.0 150 1.5 $T_{\rm J} = 150^{\circ} C$ 100 1.0 $T_J = 25^{\circ}C$ 50 0.5 C 0 7.5 5.5 6.5 8.5 9.5 -75 -50 -25 0 25 50 75 100 125 150 175 V_{GS}, GATE-TO-SOURCE VOLTAGE (V) TJ, JUNCTION TEMPERATURE (°C) Figure 11. On-Resistance vs. Gate-to-Source Figure 12. R_{DS(norm)} vs. Junction Temperature Voltage NORMALIZED GATE THRESHOLD VOLTAGE 1.2 1.2 NORMALIZED DRAIN-TO-SOURCE I_D = 3.3 mA I_D = 10 A **BREAKDOWN VOLTAGE** 1.1 1.0 1.0 0.8 0.9 0.8 0.6 -75 -50 -75 -50 -25 0 25 50 75 100 125 150 175 -25 0 25 50 75 100 125 150 175 T_A, AMBIENT TEMPERATURE (°C) T_A, AMBIENT TEMPERATURE (°C) Figure 13. Normalized Gate Threshold Voltage Figure 14. Normalized Breakdown Voltage vs. vs. Temperature Temperature 30 100K 25 10K CISS CAPACITANCE (pF) 20 1K (Lu) sso3 15 Coss 100 10 C_{RSS} V_{GS} = 0 V f = 1 MHz 10 5 Ξ 0 1 600 100 200 300 400 500 700 0.1 1000 10 100 0 1 V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V) V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V) Figure 15. Eoss vs. Drain-to-Source Voltage Figure 16. Capacitance Variation

TYPICAL CHARACTERISTICS - MOSFETs


TYPICAL CHARACTERISTICS – MOSFETs




TYPICAL CHARACTERISTICS – DIODES




TYPICAL CHARACTERISTICS – DIODES



MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS





ISSUE C


A2


С


e1

DATE 03 NOV 2021

Onsemi







NOTES:

- 1. DIMENSIONING AND TOLERANCING PER. ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR EXTRUSIONS.

	MILLIMETERS			
DIM	MIN.	NOM.	MAX.	
A2	4.30	4.50	4.70	
b	0.45	0.50	0.60	
b2	1.15	1.20	1.30	
С	0.45	0.50	0.60	
D	39.90	40.10	40.30	
Е	33.80	34.30	34.80	
E1	21.70	21.90	22.10	
E2	12.10	12.30	12.50	
е	1.478	1.778	2.078	
e1	2.20	2.50	2.80	
L	12.10	12.40	12.70	
L1	4.80 REF			
L2	7.30	7.60	7.90	
q	36.85	37.10	37.35	
S	3.159 REF			
ØΑ	3.00	3.20	3.40	

GENERIC **MARKING DIAGRAM***

ZZZ ATYWW

NNNNNN

XXXX = Specific Device Code ZZZ = Lot ID = Assembly & Test Location

AT Υ = Year

WW

= Work Week

NNN = Serial Number

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.


DOCUMENT NUMBER:	98AON94738G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	APMCD-A16 / 12LD, AUTOMOTIVE MODULE		PAGE 1 OF 1	
onsemi and ONSEMi are trademarks of Semiconductor Components Industries. LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves				

the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

Onsemi

DATE 04 NOV 2021



BOTTOM VIEW

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER. ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION; MILLIMETERS
- 3. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR EXTRUSIONS.

	MILLIMETERS		
DIM	MIN.	NOM.	MAX.
A2	4.30	4.50	4.70
b	0.45	0.50	0.60
b2	1.15	1.20	1.30
с	0.45	0.50	0.60
D	39.90	40.10	40.30
E	26.20	26.70	27.20
E1	21.70	21.90	22.10
E2	12.10	12.30	12.50
е	1.478	1.778	2.078
e1	2.20	2.50	2.80
L	9.20	9.55	9.90
L1	4.70	5.05	5.40
q	36.85	37.10	37.35
S	3.159 REF		
ØΑ	3.00	3.20	3.40

GENERIC **MARKING DIAGRAM***

777 ATYWW NNNNNN

XXXX = Specific Device Code ZZZ = Lot ID

- AT = Assembly & Test Location
- Υ = Year W
 - = Work Week
- NNN = Serial Number

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON97134G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	APMCD-B16 / 12LD, AUTOMOTIVE MODULE		PAGE 1 OF 1	
onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves				

the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>